Join our mailing list!
(Your shopping cart is empty)
Diane Publishing Books
Electro-Physical Technique for Post-Fabrication Measurements of CMOS Process Layer Thickness: A Reprint from “Journal of Research of the NIST”
Janet C. Marshall (au); P. Thomas Vernier (au)
Presents a combined physical & electrical post-fabrication method for determining the thicknesses of the various layers in a commercial 1.5 um complementary-metal-oxide-semiconductor foundry process available through MOSIS. 42 thickness values are obtained from physical step-height measurements performed on thickness test structures & from electrical measurements of capacitances, sheet resistances, & resistivities. Appropriate expressions, numeric values, & uncertainties for each layer of thickness are presented, along with a systematic nomenclature for interconnect & dielectric thicknesses. Inconsistencies between the physical & electrical results for film thickness suggest that further uncertainty analysis is required. Illustrations.
Calendars & Constellations of the Ancient World
Gates of the Alamo
Live Now, Age Later: Proven Ways to Slow Down the Clock
Behavior & Learning of Animal Babies
Share your knowledge of this product with other customers...
Be the first to write a review
Diane Publishing Co
PO Box 617
Darby, PA 19023-0617
Become an Affiliate
Send Us Feedback
Copyright ï¿½ 2004 Diane Publishing Company. All Rights Reserved.